(
)
In-memory vector db
CORE Facts
SWR 3rd prototype architecture