(
)
In-memory vector db
CORE Facts
SWR 2nd prototype architecture